AMENDMENTS TO THE SPECIFICATION

Please replace the paragraph beginning at page 3, line 26, with the following rewritten paragraph:

--The process of Japanese Patent KOKAI No. Hei 11-26394 provides conformal deposit of metal by plating. If there are irregularities on the surface of a seed layer, the deposits on the raised sites may come to contact with adjacent deposits on the sides of the features as the plating proceeds, resulting in formation of voids. Even when the plated film has an appearance of a flat surface due to iodine, seam may be formed in the central portions of the features because the surface is not perfectly platflat.--

Please replace the paragraph beginning at page 14, line 20, with the following rewritten paragraph:

--The organic sulfur compounds are preferably 3-mercapto-1-propanesulfonic acid, 2-mercapto ethane sulfonic acid, bis (4-sulfobuthyl 4-sulfobutyl) disulfide, bis (3-sulfopropyl) disulfide, bis (2-sulfoethyl) disulfide, or bis (p-sulfophenyl) disulfide.--

Please replace the table on page 17, with the following rewritten table:

Table 1

			tion of Platin		No.			
1		Plating						
Sample	Connon	Connon G.15						
No.	1	Sulfuric	Hydrochloric	Type of	Additive	Condition Current		
NO.	Conc.	Acid Conc.		Additive	Conc.	Density		
	(mol/L)	(mol/L)	(mol/L)		Conc. (mol/L) (mg/L)	(A/clm^2)		
1	0.30	1.9	0	A-1	10	1.0		
2	0.40	2.0	1.9×10^{-3}	A-3	8	2.5		
3	0.80	1.0		A-2	0.5			
			0.9×10^{-3}	B-1	100	1.0		
			ļ	C-1	30	1.0		
	0.30	1.9		A-4	20			
4			1.5×10^{-3}	B-2	50	2.0		
				C-4	30	2.0		
_	0.26	1.9		A-2	1			
5			1.9×10^{-3}	B-2	80	0.2		
				C-3	15			
_				A-2	10			
6	0.30	1.9	1.9×10^{-3}	B-1	40	1.5		
				C-3	20			
7	0.80	1.0		A-2	15			
			1.6×10^{-3}	B-3	. 40	3.0		
				C-3	10			
8	0.40	1.9		A-1	8			
			1.9×10^{-3}	B-4	20	1.0		
				C-2	10			
9	0.30	1.9	0	- T	_	1.0		

Please replace the paragraph beginning at page 19, line 9, with the following rewritten paragraph:

The cross-section of the plated film was observed by a scanning electron microscope (SEM) where the substrate structure after plated plating (Fig. 1C) was processed with FIB (Focused Ion Beam) and the cross-sections of 100 vias were observed. When the process of the growth of copper film to be plated was observed, in the cross-section of the major portion of the interconnection structure as shown in Fig. 3, the thickness of plated film (A) on the surface of the substrate on the way of plating and the thickness of plated film on the bottom of vias (B) were measured and the ratio of B/A was calculated. The uniformity in sheet resistance of plated copper film was evaluated based on measurements at 49 points by a four probe method of the resistivity measurement. Moreover, the test of electromigration resistance (EM resistance) was conducted in the following procedure: a direct current was passed through the interconnections prepared according to the present invention and the resistance was measured with time. Then end of the lifetime was defined at the time when the resistance of the interconnections increased by 30%. Comparisons of the results obtained under various conditions were made. The high EM resistance of the copper interconnections improves the durability of the semiconductor devices themselves. These results are summarized in Table 2 under.

Please replace the table on page 21, with the following rewritten table:

rable 2

Evaluation Items	EM	Resistance	(a.u.)	1.4	1.5	4.2	5.0	5.2	6.1	4.9	5.4	1.0
	Presence of	-bioq	void	NO	NO	NO	No	ON	No	No	No	Yes
	B/A			2.1	3.0	2.8	3.2	5.1	4.5	2*3	6.1	1.0
	Uniformity	Sheet	Resistance (%)	13	17	3	5	4	4	Ŝ	4	21
Plating	4	Density	(A/dm^2)	1.0	2.5	1.0	2.0	0.2	1.5	3.0	1.0	1.0
Plating Bath Composition	- [Conc. or Cvanine Dve	(mg/L)	10	8	0.5	20		10	15	8	1
	dino	Type of		A-1	A-3	A-2	A-4	A-2	A-2	A-2	A-1	ı
		Sample			2		4		9	7	8	6

Please replace the paragraph beginning at page 22, line 6, with the following rewritten paragraph:

The plating bath of Sample No. 9 (comparative) produced voids as described later, while those of Sample Nos. 1 to 8 (present invention) did not produced produce observable voids and seams after plating, because of the addition of cyanine dyes to the plating bath allowing the bottoms of the vias to be preferentially plated. Thus, good filling performance could be achieved. Moreover, the EM resistance of the interconnections was also improved. Therefore, it has been found that the semiconductor integrated circuit devices produced according to the present invention have an improved reliability.

Please replace the paragraph beginning at page 23, line 11, with the following rewritten paragraph:

With the copper electroplating bath of Sample No. 9 shown on the bottom in Table 1 as a case of using none of the aforementioned additives which are characteristic of the present invention, copper was plated following to steps shown in Figs. 1A, 1B and 1C shown in the drawings.

Please replace the paragraph beginning at page 23, line 17, with the following rewritten paragraph:

The substrate structure after <u>plated plating</u> was processed with FIB in the same manner as above and the cross-sections of 100 vias were observed by SEM.

As a result, voids were observed in the copper films in the holes indicating that there

were produced portions not filled with copper in the vias as shown in the cross-sectional view thereof in Fig. 4. Moreover, it was confirmed that some of the voids became smaller into a seam like form.